

N-Ch 100V Fast Switching MOSFETs

Features

- Split Gate Trench MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$

Product Summary





BVDSS	RDSON	ID
100V	15.6mΩ	12A

Applications

- DC-DC Converters
- Power management functions
- Synchronous-rectification applications

SOP8 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	100	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D@T_C=25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10V^{1,6}$	12	A
$I_D@T_C=100^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10V^{1,6}$	9	A
I_{DM}	Pulsed Drain Current ²	60	A
EAS	Single Pulse Avalanche Energy ³	80	mJ
I_{AS}	Avalanche Current	---	A
$P_D@T_C=25^\circ\text{C}$	Total Power Dissipation ⁴	60	W
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	---	52	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	1.75	$^\circ\text{C/W}$

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	100	---	---	V
$\Delta BV_{DSS} / \Delta T_J$	BV_{DSS} Temperature Coefficient	Reference to 25°C , $I_D=1\text{mA}$	---	---	---	$V/^\circ\text{C}$
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=10V, I_D=5A$	---	15.6	19.5	m Ω
		$V_{GS}=4.5V, I_D=4A$	---	18.6	23.2	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=250\mu A$	1.3	1.8	2.3	V
$\Delta V_{GS(th)}$	$V_{GS(th)}$ Temperature Coefficient		---	---	---	$\text{mV}/^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=100V, V_{GS}=0V, T_J=25^\circ\text{C}$	---	---	1	μA
		$V_{DS}=100V, V_{GS}=0V, T_J=100^\circ\text{C}$	---	---	100	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS}=10V, I_D=10A$	---	54	---	S
R_g	Gate Resistance	$V_{DS}=0V, V_{GS}=0V, f=1\text{MHz}$	---	1.8	---	Ω
Q_g	Total Gate Charge	$V_{DS}=50V, V_{GS}=10V, I_D=10A$	---	22.7	---	nC
Q_{gs}	Gate-Source Charge		---	3	---	
Q_{gd}	Gate-Drain Charge		---	5	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{GS}=10V, V_{DD}=50V,$ $R_G=3\Omega, I_D=10A$	---	9.2	---	ns
T_r	Rise Time		---	3.6	---	
$T_{d(off)}$	Turn-Off Delay Time		---	25.6	---	
T_f	Fall Time		---	4.4	---	
C_{iss}	Input Capacitance	$V_{DS}=50V, V_{GS}=0V, f=1\text{MHz}$	---	1208	---	pF
C_{oss}	Output Capacitance		---	144	---	
C_{rss}	Reverse Transfer Capacitance		---	11.3	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_S	Continuous Source Current ^{1,4}	$V_G=V_D=0V$, Force Current	---	---	12	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0V, I_S=20A, T_J=25^\circ\text{C}$	---	---	1.2	V
t_{rr}	Reverse Recovery Time	$I_F=10A, di/dt=100A/\mu s,$ $T_J=25^\circ\text{C}$	---	---	---	nS
Q_{rr}	Reverse Recovery Charge		---	---	---	nC

Note :

1. The data tested by surface mounted on a 1 inch² FR-4 board with 20Z copper.

2. The data tested by pulsed, pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$

3. The EAS data shows Max. rating. The test condition is $T_J = 25^\circ\text{C}, V_{DD}=50V, V_{GS}=10V, L=0.1\text{mH}$.

4. The power dissipation is limited by 150°C junction temperature

5. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

Typical Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Forward Characteristics of Reverse




Figure 4. $R_{DS(on)}$ vs. V_{GS}




Figure 5. $R_{DS(on)}$ vs. I_D




Figure 6. Normalized $R_{DS(on)}$ vs. Temperature




Figure 7. Capacitance Characteristics




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Safe Operating Area






Figure 11. Normalized Maximum Transient Thermal Impedance


Test Circuit and Waveform:



Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms

SOP-8 Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270(BSC)		0.050(BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°